Regviz

Silicon Labs /Series1 /EFM32GG12B /EFM32GG12B830F512IQ100 /CAN0 /MIR0_CMDMASK

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as MIR0_CMDMASK

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Silicon Labs/Series1/EFM32GG12B/EFM32GG12B830F512IQ100/CAN1/MIR0_CMDMASK#0x0

31282724232019161512118743000000000000000000000000000000000000000000 (DATAB)DATAB0 (DATAA)DATAA0 (TXRQSTNEWDAT)TXRQSTNEWDAT0 (CLRINTPND)CLRINTPND0 (CONTROL)CONTROL0 (ARBACC)ARBACC0 (MASKACC)MASKACC0 (WRRD)WRRD

Description

Interface Command Mask Register

Fields

DATAB

CC Channel Mode
DATAA

Access Data Bytes 0-3
TXRQSTNEWDAT

Transmission Request Bit/ New Data Bit
CLRINTPND

Clear Interrupt Pending Bit
CONTROL

Access Control Bits
ARBACC

Access Arbitration Bits
MASKACC

Access Mask Bits
WRRD

Write/Read RAM

Links

()

Register License

  • SPDX-License-Identifier: Zlib
  • The licensor of this software is Silicon Laboratories Inc.
  • This software is provided ‘as-is’, without any express or implied
  • warranty. In no event will the authors be held liable for any damages
  • arising from the use of this software.
  • Permission is granted to anyone to use this software for any purpose,
  • including commercial applications, and to alter it and redistribute it
  • freely, subject to the following restrictions:
    1. The origin of this software must not be misrepresented; you must not
  • claim that you wrote the original software. If you use this software
  • in a product, an acknowledgment in the product documentation would be
  • appreciated but is not required.
    1. Altered source versions must be plainly marked as such, and must not be
  • misrepresented as being the original software.
    1. This notice may not be removed or altered from any source distribution.
 ()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data